

Boolector 0.4

Robert Brummayer and Armin Biere

Institute for Formal Models and Verification
Johannes Kepler University Linz, Austria

SMT-COMP'08, Tool Presentation

Princeton, New Jersey, USA

July 8th, 2008

- SMT solver
- Theories
 - QF_BV
 - QF_AUFBV
- Model Checker for safety properties
 - Sequential and synchronous circuits with registers and memories
 - BTOR

- C
- Term-level rewriting
 - Bounded rewriting
 - Substitution of variables
 - Substitution of slices on bit-vector variables
 - Normalization of `bvadd` and `bvmul` on demand
 - Local two level rewriting
 - Linear equation solver

- And-Inverter Graph Synthesis
 - Each expression is synthesized into AIG
 - * For example `bvmul` is synthesized into AIG multiplier circuit
 - * Local two level AIG rewriting [BrummayerBiere06]
 - AIG is encoded into CNF
 - PicoSAT is used as SAT solver
- Lemmas on demand for `QF_AUFBV` [BrummayerBiere08]
 - Propagation-based fix-point algorithm
 - Incremental formula refinement