

# Improving Local Search for Bit-Vector Logics in SMT with Path Propagation

Aina Niemetz, Mathias Preiner, Andreas Fröhlich and Armin Biere

Institute for Formal Models and Verification (FMV)  
Johannes Kepler University, Linz, Austria  
<http://fmv.jku.at/>

DIFTS 2015  
September 26 - 27, 2015  
Austin, TX, USA

### Bit-Vectors in Sat Modulo Theories (SMT)


- State-of-the-art: **Bit-Blasting**
  - **eager** reduction to propositional logic (SAT)
    - **offline** SAT solver integration
  - efficient in practice
  - relies heavily on **rewriting** and other **simplification** techniques→ does not scale if input size can not be reduced sufficiently
- **DPLL(T)**-based layered approaches [CAV'07, CAV'14]
  - **lazy** approach with **online** SAT solver integration
- Recently: **Stochastic Local Search (SLS)** for SMT [AAAI'15]
  - implemented in the SMT solver **Z3**
  - lifts SLS to the theory level (**word-level** SLS)
  - **without** the use of a SAT solver
  - mostly simulates bit-level local search (**focus on single bit flips**)→ does not fully exploit the advantage of working on the theory level

## This work

- reimplementa**tion** of [AAAI'15] in our SMT solver **Boolector**
  - confirms its effectiveness
- additional strategy: **propagation moves**
  - do not solely rely on bit flips
  - satisfy lines by propagating assignments from outputs to inputs
  - implemented in **Boolector**
- extensive **experimental evaluation**
  - suggests improved performance for **sequential portfolio** of
    - Boolector's bit-blasting engine with
    - propagation-based SLS techniques


# SLS for SMT

## A Brief Overview



# SLS for SMT

## A Brief Overview





Example.

$$\phi \equiv \begin{array}{c} \textcircled{21_{[7]}} \\ \downarrow \\ 0010101 \end{array} * v_{[7]} = \begin{array}{c} \textcircled{93_{[7]}} \\ \downarrow \\ 1011101 \end{array}$$

Candidate:  $v_{[7]} := 0000000$  (initial)

Assignment  $\alpha(\phi) = \{v_{[7]} := 0000000\} \rightarrow$  Score  $s(\phi, \alpha(\phi)) = 0.142857$

### Find Best Move [AAAI'15]

- Single Bit Flips:
  - $v_{[7]} := 0000001$  (0.357143)
  - $v_{[7]} := 0000010$  (0.071429)
  - $v_{[7]} := 0000100$  (0.357143)
  - $v_{[7]} := 0001000$  (0.142857)
  - $v_{[7]} := 0010000$  (0.285714)
  - $v_{[7]} := 0100000$  (0.071429)
  - $v_{[7]} := 1000000$  (0.214286)
- Increment
  - $v_{[7]} := 0000001$  (0.357143)
- Decrement
  - $v_{[7]} := 1111111$  (0.214286)
- Bit-Wise Negation
  - $v_{[7]} := 1111111$  (0.214286)

Example.

$$\phi \equiv \begin{array}{c} \textcircled{21_{[7]}} \\ \downarrow \\ 0010101 \end{array} * v_{[7]} = \begin{array}{c} \textcircled{93_{[7]}} \\ \downarrow \\ 1011101 \end{array}$$

Candidate:  $v_{[7]} := 0000000$  (initial)

Assignment  $\alpha(\phi) = \{v_{[7]} := 0000000\} \rightarrow$  Score  $s(\phi, \alpha(\phi)) = 0.142857$

**Find Best Move** [AAAI'15]

- Single Bit Flips:

- $v_{[7]} := 0000001$  (0.357143)

→ (First) **Most** improvement of score  $s(\phi, \alpha(\phi))$

→ If no score improving neighbor exists: **randomization**  
(e.g.  $v_{[7]} := 0110011$ )



Example.

$$\phi \equiv \begin{array}{c} \textcircled{21_{[7]}} \\ \downarrow \\ 0010101 \end{array} * v_{[7]} = \begin{array}{c} \textcircled{93_{[7]}} \\ \downarrow \\ 1011101 \end{array}$$

Candidate:  $v_{[7]} := 0000000$  (initial)

### Random Walk [AAAI'15]

- Single Bit Flips:
  - $v_{[7]} := 0100000$

→ Picked **randomly** and **immediately**

→ without trying all other neighbors

Example.

$$\phi \equiv \begin{array}{c} \textcircled{21_{[7]}} \\ \downarrow \\ 0010101 \end{array} * v_{[7]} = \begin{array}{c} \textcircled{93_{[7]}} \\ \downarrow \\ 1011101 \end{array}$$

Candidate:  $v_{[7]} := 0000000$  (initial)

→ solution  $v_{[7]} = 0101001$  ( $41_{[7]}$ )

→ 4 moves, 0 restarts

Example.

$$\phi \equiv 274177_{[65]} * v_{[65]} = 18446744073709551617_{[65]}$$

Candidate:  $v_{[65]} := 000000\dots000000$  (initial)

### Neighborhood [AAAI'15]

- Single Bit Flips:

- $v_{[65]} := 000000\dots000001$
- $v_{[65]} := 000000\dots000010$
- $v_{[65]} := 000000\dots000100$
- $v_{[65]} := 000000\dots001000$
- ...
- ...
- ...
- ...
- $v_{[65]} := 001000\dots000000$
- $v_{[65]} := 010000\dots000000$
- $v_{[65]} := 100000\dots000000$

- Increment

- $v_{[65]} := 000000\dots000001$

- Decrement

- $v_{[65]} := 111111\dots111111$

- Bit-Wise Negation

- $v_{[65]} := 111111\dots111111$

Example.

$$\phi \equiv 274177_{[65]} * v_{[65]} = 18446744073709551617_{[65]}$$

Candidate:  $v_{[65]} := 000000\dots000000$  (initial)

**Assume:** no preprocessing (rewriting, simplification)

→ 355837 moves, 21 restarts

→ unable to determine (single) solution  $v_{[65]} = 67280421310721_{[65]}$


- within a time limit of 1200 seconds
- on a 3.4GHz Intel Core i7-2600 machine

→ solved within **one** single propagation move

## Propagation-Based Move Selection

Example.

$$\phi \equiv c_1 \wedge c_2 \wedge c_3$$




① initial assignment

$\{v_{[7]} := 0000000, x_{[1]} := 0, y_{[1]} := 0\}$

## Propagation-Based Move Selection

Example.

$$\phi \equiv c_1 \wedge c_2 \wedge c_3$$



① initial assignment


$\{v_{[7]} := 0000000, x_{[1]} := 0, y_{[1]} := 0\}$

② force  $c_1 = 1$

## Propagation-Based Move Selection

Example.

$$\phi \equiv c_1 \wedge c_2 \wedge c_3$$



→ Move:  $v_{[7]} := 0101001$

① initial assignment

$\{v_{[7]} := 0000000, x_{[1]} := 0, y_{[1]} := 0\}$

② force  $c_1 = 1$

③ choose path and propagate down

① Boolean  $\wedge$


→ justification-based selection

- 0 → 1: choose single controlling input
- else choose randomly

# Propagation-Based Move Selection

Example.

$$\phi \equiv c_1 \wedge c_2 \wedge c_3$$



→ Move:  $v_{[7]} := 0101001$


- 1 initial assignment  
 $\{v_{[7]} := 0000000, x_{[1]} := 0, y_{[1]} := 0\}$
- 2 force  $c_1 = 1$
- 3 choose path and propagate down
  - 1 Boolean  $\wedge$ 
    - justification-based selection
      - o 0 → 1: choose single controlling input
      - o else choose randomly
  - 2 if-then-else ( $\text{ite}$ )
    - a flip condition



# Propagation-Based Move Selection

Example.

$$\phi \equiv c_1 \wedge c_2 \wedge c_3$$



→ Move:  $y_{[7]} := 1$

1 initial assignment

$\{v_{[7]} := 0000000, x_{[1]} := 0, y_{[1]} := 0\}$

2 force  $c_1 = 1$

3 choose path and propagate down

1 Boolean  $\wedge$

→ justification-based selection

- 0 → 1: choose single controlling input
- else choose randomly

2 if-then-else ( $\text{ite}$ )


a flip condition

b follow enabled branch

# Propagation-Based Move Selection

## Down Propagation of Assignments

- via **inverse** computation
- Restricted set of **bit-vector operations**
  - **Unary** operations    `bvnot` `extract`
  - **Binary** operations    =    `bvult`   `bvshl`   `bvshr`   `bvadd`  
                                 `bvand` `bvmul`   `bvudiv` `bvurem` `concat`
- for some operations **no well-defined** inverse operation exists
  - produce non-unique values
  - via **randomization** of bits or bit-vectors



## Propagation-Based Move Selection


### Down Propagation of Assignments (cntd.)

- if no inverse found

- $c_{[n]} := a_{[n]} \text{ op } b_{[n]}$

→ disregard  $b$

→ choose inverse value for  $a$  that matches assignment of  $c$




- $c_{[n]} := a_{[n]} \text{ op } bvconst_{[n]}$

→ assignments of  $b$  and  $c$  are conflicting

→ no value for  $a$  found

→ recover with **regular SLS** move

# Propagation-Based Move Selection



## Two scenarios

- 1 Propagation vs. SLS moves with ratio  $n : m$
- 2 Propagation moves only (ratio  $\infty : 0$ )  $\rightarrow$  default

### Boolector Configurations

- **Bb** Core engine (bit-blasting approach)
  - winner of the QF\_BV main track of [SMTCOMP'15](#)
- **Bsls** SLS core engine
  - optionally with random walks enabled (**+rw**)
- **Bprop** SLS engine with propagation-based strategy enabled
  - **default**: propagation moves only
  - **optional**:
    - ratio  $n : m$  of propagation to regular SLS moves (**+n:m**)
    - conflict recovery via random walks (**+frw**)

### Z3 Configuration

- **Z3sls** SLS engine of Z3 version 4.4.0
  - random walks enabled by default

### Benchmark Set:

- all QF\_BV benchmarks with status **sat** and **unknown** in SMT-LIB (18354 benchmarks) **except**
  - 449 non-SMT-LIB v2 compliant *Sage2* benchmarks and
  - 1469 benchmarks **Bb** proved to be unsatisfiable within 1200 seconds
- **total: 16436** benchmarks

All experiments on a cluster with 30 nodes of 2.83 GHz Intel Core 2 Quad machines with 8GB RAM running Ubuntu 14.04.2 LTS.

## Experimental Evaluation

	Solved [#]	Time [s]
<b>Bb</b>	<b>9673</b>	<b>80197</b>
<b>BsIs</b>	7665	91491
<b>BsIs+rw</b>	7630	91635
<b>Z3sIs</b>	8791	83262

**Time limit:** 10 seconds, **Memory limit:** 7GB

- confirms effectiveness and overall **gap** in performance
- enabling **random walks** does not improve the performance of **BsIs**
- performance of **BsIs+rw** and **Z3sIs** differ on some families

Family	BsIs+rw		Z3sIs	
	Solved [#]	Time [s]	Solved [#]	Time [s]
sage	5275	10626	<b>5969</b>	<b>5261</b>
Sage2	620	64289	<b>1597</b>	<b>56890</b>
spear	<b>1187</b>	<b>6336</b>	456	13289
uclid	23	2551	<b>259</b>	<b>297</b>

- random seed almost no influence on **BsIs (+rw)**
- **rewriting** and **simplification** huge impact on performance

## Experimental Evaluation

	Solved [#]	Time [s]
<b>Bsls</b>	7665	91491
<b>Bprop+1:100</b>	7651	91505
<b>Bprop+1:10</b>	7622	91759
<b>Bprop+1:1</b>	7623	91690
<b>Bprop+10:1</b>	7711	90015
<b>Bprop+100:1</b>	7706	89983
<b>Bprop</b>	<b>7755</b>	<b>89808</b>

**Time limit:** 10 seconds, **Memory limit:** 7GB

- better performance for **higher** ratio of **propagation** moves
- configuration **Bprop** with **most** improvement in comparison to **Bsls**
  - **> 56%** solved with **propagation** moves **only**
  - for **~ 85%** instances less than 8 **recovery** SLS moves required



## Experimental Evaluation

	Solved [#]	Time [s]
<b>Bsls</b>	6827	10361
<b>Bprop</b>	7185	9807
<b>Bprop+frw</b>	<b>7270</b>	<b>9544</b>

**Time limit:** 1 second, **Memory limit:** 7GB

- suggests combination of **Bb** and **Bprop+frw** in **sequential portfolio**
  - run **Bprop+frw** **prior** to bit-blasting for **1 second**
  - virtual configuration **Bb+Bprop+frw**

## Experimental Evaluation

	Solved [#]	Time [s]
<b>Bsls</b>	6827	10361
<b>Bprop</b>	7185	9807
<b>Bprop+frw</b>	<b>7270</b>	<b>9544</b>

**Time limit:** 1 second, **Memory limit:** 7GB


- suggests combination of **Bb** and **Bprop+frw** in **sequential portfolio**
  - run **Bprop+frw** **prior** to bit-blasting for **1 second**
  - virtual configuration **Bb+Bprop+frw**

	Solved [#]	Time [s]
<b>Bb</b>	14806	2623801
<b>Bb+Bprop+frw</b>	<b>14844</b>	<b>2538620</b>

**Time limit:** 1200 seconds, **Memory limit:** 7GB

- **+38** instances
- in **97%** of the total run time

## Experimental Evaluation



**Time limit:** 1200 seconds, **Memory limit:** 7GB

→ **Bb+Bprop+frw** orders of magnitude faster than **Bb**

- ×  $\geq 1000$  × faster ( 117 instances)
- × 100 – 999 × faster ( 582 instances)
- × 10 – 99 × faster (1320 instances)

## Experimental Evaluation

	Solved [#]	Time [s]		
<b>Bb</b>	14806	2623801		
<b>Bb+Bprop+frw (1s)</b>	14844	2538616	+38	97.1%
<b>Bb+Bprop+frw (2s)</b>	14852	2535600	+46	96.9%
<b>Bb+Bprop+frw (3s)</b>	14858	2534900	+52	96.9%
<b>Bb+Bprop+frw (4s)</b>	14861	2538266	+55	97.1%
<b>Bb+Bprop+frw (5s)</b>	14862	2544488	+56	97.3%
<b>Bb+Bprop+frw (6s)</b>	14862	2551784	+56	97.6%
<b>Bb+Bprop+frw (7s)</b>	14862	2558002	+56	97.9%
<b>Bb+Bprop+frw (8s)</b>	14862	2565357	+56	98.1%
<b>Bb+Bprop+frw (9s)</b>	14862	2572600	+56	98.0%





**Time limit:** 1200 seconds, **Memory limit:** 7GB

→ increasing the runtime for **Bprop+frw** up to **5s** increases performance

## Conclusion

- reimplementation of [AAAI'15] in our SMT solver **Boolector**
  - confirms its effectiveness
- propagation-based extension of [AAAI'15] implemented in **Boolector**
  - exploit the advantage of working on the theory level
  - SLS recovery tactics not strictly necessary, but current inverse computation introduces **short cuts** for some conflict cases
  - elimination of these short cuts left to **future work**
- **Promising:** combination of Boolector's **bit-blasting** engine with **propagation-based** approach in **sequential portfolio** manner
  - considerably improves performance on satisfiable instances
  - implementation in **Boolector** left to **future work**

## References I

-  R. Bruttomesso, A. Cimatti, A. Franzén, A. Griggio, Z. Hanna, A. Nadel, A. Palti and R. Sebastiani. A Lazy and Layered SMT(BV) Solver for Hard Industrial Verification Problems. In CAV'07, volume 4590 of LNCS, Springer, 2007.
-  L. Hadarean, K. Bansal, D. Jovanovic, C. Barrett and C. Tinelli. A Tale of Two Solvers: Eager and Lazy Approaches to Bit-Vectors. In CAV'14, volume 8559 of LNCS, Springer, 2007.
-  A. Fröhlich, A. Biere, C. M. Wintersteiger and Y. Hamadi. Stochastic Local Search for Satisfiability Modulo Theories. In AAI'15, AAAI Press, 2015.
-  A. Griggio, Q. Phan, R. Sebastiani and S. Tomasi. Stochastic Local Search for SMT: Combining Theory Solvers with WalkSAT. In FRODOS'11, LNCS, Springer, 2011.