Explaining Concurrency Bugs with Interpolants

Andreas Holzer², Daniel Schwartz-Narbonne³, <u>Mitra Tabaei</u>¹, Georg Weissenbacher¹, Thomas Wies³

> ¹Vienna University of Technology ²University of Toronto ³New York University

> > AVM, Austria



Debugging



Debugging



Automatic Debugging Techniques

- Dynamic analysis:
 - Comparison of failing and passing traces
 - ▲ Quality of test suite



- Symbolic execution analysis:
 - Max-SAT
 - ★ Cause clue clauses [PLDI11]
 - o Interpolation
 - × Error Invariant [FM12]
 - ➤ Flow-sensitive Fault Localization[VMCAI13]
 - ★ Hybrid Algorithm [VSSTE14]

Overview of our Method

- A concurrency bug explanation technique:
 Symbolic execution analysis
 Interpolation
- A general framework for concurrency bug explanation
 Not relying on specific bug characteristic
 No given pattern templates or annotations

Outline

- Notion of Interpolant
- Interpolants for debugging sequential traces
 - Encoding control-dependencies
 - ➤ Flow-sensitive slices

- Interpolants for explaining concurrency bugs
 Encoding:
 - × Locks
 - × Inter-thread data-dependencies
- Empirical Evaluation

Interpolants

Given: an unsatisfiable conjunction of formulas $A \wedge B$: $A \wedge B \equiv$ false

An Interpolant for $A \wedge B$ is a formula I s.t. :

- $A \Rightarrow I$
- $I \wedge B \equiv \text{false}$
- *I* is only on common variables of
 A and *B*



Trace Formula



Trace Formula



Trace Formula





Interpolant at Position P:

 $\mathsf{X} \qquad \Longrightarrow I_P \Rightarrow \qquad \neg \mathsf{Y}$





Over-approximaton of reachable states at p







- Interpolants
 - contain enough information to understand the failure



Error Explantion



Error Explanation:

- Slice: Isolating relevant statements for assertion violation
- Error Invariants: Revealing the relevant *variables*

Error Explantion



Error Explanation:

Interpolants are not unique: any formula between WP and SP

• Error Invariants: Revealing the relevant *variables*

Sound Error Explanation Slices

Soundness of explanation
 Slice forms an <u>unsatisfiable</u> formula



Sound Error Explanation Slices

Soundness of explanation

Achieved by Inductive Interpolant Sequence [VSSTE 2014]

 $I_{p-1} \wedge T_p \Rightarrow I_p$ Inductive property



Sound Error Explanation Slices

Soundness of explanation

Achieved by Inductive Interpolant Sequence [VSSTE 2014]

 $I_{p-1} \wedge T_p \Rightarrow I_p$ Inductive property



- Generating unsatisfiable trace formula
 by SSA encoding
- Computing inductive interpolants
 o for each position in the trace
- Excluding statements
 o with stationary surrounding interpolants

Encoding Conditions



Conditions are required for understanding the failure.

Encoding Conditions



Flow-sensitive Slices



- Encoding of control-dependency:
 - Conditions are encoded as implications in SSA traces:

$$\left(\bigwedge_{c \in conds} c\right) \Rightarrow x = e$$

Model of Concurrent Traces

Multi-threaded Programs



Model of Concurrent Traces



Model of Concurrent Traces



Concurrent Trace Formula

- SSA encoding of variables
- Encoding control-dependency as implication
- Modeling Locks as:

• Atomic guarded assignments:

acquire
$$\ell$$
: $(\ell = 0) \triangleright \ell \coloneqq tid$
release ℓ : $(\ell = tid) \triangleright \ell \coloneqq 0$

 Encoding locks as implications (similar to controldependency)















Flow-insensitive Slice

 $T_0: \text{ balance} := 40$ $T_0: \text{ withdrawal} := 20$ $T_2: \text{ bal} = \text{ balance}$ $T_2: \text{ bal} = \text{ bal} - \text{ withdrawal}$ $T_2: \text{ balance} = \text{ bal}$

 T_0 : assert(**balance** = 30)

Ignoring Thread 1 altogether



Data dependencies

- Data dependency:
 Flow of data between statements
- Types of data dependency (in general)
 - o Read-after-write
 - **a** = x;
 - y = **a** + 10;
 - o Write-after-read
 - x = **a**;
 - **a** = y + 10;
 - o Write-after-write
 - **× a** = x + 10;
 - **★ a** = y + 10;
- Inter-thread data dependencies (in multi threaded programs)
 - o Being able to indicate
 - ★ conflicting accesses or hazards



Hazard-sensitive Slices

- Encoding inter-thread data dependencies:
 o as implication (using auxiliary variables)
- The resulting slice:
 Hazard-sensitive slice

Hazard-sensitive Slice



T1: $v \land balance = bal$ T2: $v \Rightarrow balance = bal$





Fine-Tuning Explanations

- Adding different levels of detail to the explanations
 Encoding:
 - x control- and inter-thread data-dependency (fs+hs)
 - ★ control-dependency (fs)
 - inter-thread data-dependency (hs)
 - ★ no dependency (Ø)
 - Leading to different reductions in number of:
 - × variables
 - × statements

Fine-Tuning Explanations

Ø	fs	hs
T_0 : balance := 40 T_0 : withdrawal := 20 T_0 : bal = balance	T_0 : balance := 40 T_0 : withdrawal := 20 T_0 : acquire ℓ	T ₀ : balance := 40 T ₀ : withdrawal := 20
T_2 : bal = bal - withdrawal T_2 : balance = bal	T_2 : bal = balance T_2 : <i>release</i> ℓ	T ₂ : bal = balance
T ₀ : assert(balance = 30)	T_1 : acquire ℓ T_1 : release ℓ	T ₁ : balance = bal
	I ₁ : acquire ℓ T ₁ : release ℓ T_: bal – bal - withdrawal	T_2 : bal = bal – <i>withdrawal</i> T_2 : balance = bal
	T_2 : acquire ℓ T_2 : balance = bal	T0: assert(balance = 30)
	T_2^- : release ℓ T_0^- : assert(balance = 30)	

Empirical Evaluation

Quality + Quantity results:

Program	Concurrency bug	Number of traces	Type of slice	Avg. reduction of statements(%)	Avg. reduction of variables
Lock free pool	Linearizability problem	8	fs	61%	34%
			fs+hs	60%	34%
Bank account	Atomicity violation	5	fs+hs	46%	23%
			hs	88%	33%

Conclusion

- A general framework for concurrency bug explantion
 O Interpolation
 - Symbolic execution analysis
 - × Encoding of :
 - o Control-dependency
 - o Inter-thread data-dependency
 - o Implementation
 - ★ Interpolant computation
 - o VERMEER [ICSE15]
 - Tracing failing concurrent traces
 o ConCrest [FSE13]

