# Challenges in Bit-Precise Reasoning 

Armin Biere<br>Johannes Kepler University<br>Linz, Austria

based on joined work with
Aina Niemetz, Andreas Fröhlich, Gergely Kovásznai, Mathias Preiner

## FMCAD 2014

EPFL, Lausanne, Switzerland
Tuesday, 21 October, 2014


```
x -(a) SMT-COMP - Mozilla Firefox
SMT-COMP
(3) www.smtcomp.org
    * c) 8- Google
@ 今 自
>
mamins
```


## QF_BV

Competition results for the QF_BV division as of Fri Jun 27 16:49:23 EDT 2014
Competition benchmarks $=\mathbf{2 4 8 8}$ (total $=32500$, unknown status $=\mathbf{2 8 1 3 8}$, trivial $=546$ )
Division COMPLETE: The winner is Boolector - BRONZE medal winner

| Solver | Errors | Solved | Not Solved | Remaining | CPU Time (on solved instances) | Weighted medal score weight $=3.396$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Boolector | 0 | 2361 | 127 | 0 | 138077.59 | 3.058 |
| STP-CryptoMiniSat4 | 0 | 2283 | 205 | 0 | 190660.82 | 2.859 |
| [CVC4-with-bugfix] | 0 | 2237 | 251 | 0 | 139205.24 | 2.745 |
| [MathSAT] | 0 | 2199 | 289 | 0 | 262349.39 | 2.653 |
| [Z3] | 0 | 2180 | 308 | 0 | 214087.66 | 2.607 |
| CVC4 | 0 | 2166 | 322 | 0 | 87954.62 | 2.574 |
| 4Simp | 0 | 2121 | 367 | 0 | 187966.86 | 2.468 |
| SONOLAR | 0 | 2026 | 462 | 0 | 174134.49 | 2.252 |
| Yices2 | 0 | 1770 | 718 | 0 | 159991.55 | 1.719 |
| abziz_min_features | 9 | 2155 | 324 | 0 | 134385.22 | 2.548 |
| abziz_all_features | 9 | 2093 | 386 | 0 | 122540.04 | 2.403 |

[^0]$\times(\square$ SMT-COMP - Mozilla Firefox
SMT-COMP
(3) www.smtcomp.org

- c 8 - Google

Q $\hat{\boldsymbol{*}}$

## QF ABV

Competition results for the QF_ABV division as of Fri Jun 27 16:49:23 EDT 2014
Competition benchmarks $=6457$ (total $=15091$, unknown status $=4190$, trivial $=4423$ )

Division COMPLETE: The winner is Boolector (justification)

| Solver | Errors | Solved | Not <br> Solved | Remaining |  |  |
| :--- | ---: | ---: | ---: | ---: | ---: | ---: |
| CPU Time <br> (on <br> solved <br> instances) | Weighted <br> medal score <br> weight = |  |  |  |  |  |
| Boolector <br> justification) | 0 | 6413 | 44 | 0 | 53176.27 | 3 |
| Boolector (dual <br> propagation) | 0 | 6410 | 47 | 0 | 69040.03 | 3 |
| [MathSAT] | 0 | 6394 | 63 | 0 | 73535.00 | 3 |
| SONOLAR | 0 | 6386 | 71 | 0 | 53248.38 | 3 |
| CVC4 | 0 | 6352 | 105 | 0 | 78865.09 | 3 |
| [Z3] | 0 | 6351 | 106 | 0 | 53957.15 | 3 |
| Yices2 | 1 | 6410 | 46 | 0 | 37112.15 | 3 |
| Kleaver-STP | 56 | 5827 | 574 | 0 | 1120.08 | 3 |
| Kleaver-portfolio | 91 | 5799 | 567 | 0 | 3403.29 | 3 |

```
int bsearch (int * a, int n, int e) {
    int l = 0,r = n;
    if (!n) return 0;
    while (l + < r) {
        printf ("l=%d r=%d\n", l, r);
        int m = (l + r) / 2;
        if (e<a[m]) r = m;
        else l = m;
    }
    return a[l] == e;
```

```
int main (void) {
```

int main (void) {
int n = INT_MAX;
int n = INT_MAX;
int * a = calloc (n, 4);
int * a = calloc (n, 4);
(void) bsearch (a, n, 1);
(void) bsearch (a, n, 1);
}
}
\$ ./bsearch
\$ ./bsearch
l=0 r=2147483647
l=0 r=2147483647
l=1073741823 r=2147483647
l=1073741823 r=2147483647
Segmentation fault

```
Segmentation fault
```

- common "word-level" operators QF_BV standard SMTLIB2 format
- constants: 0x7fffffff, variables: fixed size bit vectors bool x[32]
- predicates: equality " $x=y$ ", inequality " $x \leq y$ " (signed \& unsigned)
- bit-wise logical ops: negation, conjunction, xor ${ }^{\sim} \mathrm{x} \quad \mathrm{x} \& \mathrm{y} \quad \mathrm{x}$ ^ y
- word operators: slicing " $x[l: r]$ ", concatenation " $x \circ y$ "
- conditional operator or if-then-else operator "c ? $t: e$ "
- zero extension and sign extension
- shift operators: left shift, arithmetic/logical right shift, rotation
- basic arithmetic operators: negation (1-complement), addition, multiplication
- overflow checking for addition and multiplication
- derived arith. ops: unary minus (2-complement), substraction, division, modulo
- extended word-level operators (QF_)[A][UF]BV
- uninterpreted functions "UF", arrays "A" with read / write operators
- with quantifiers (no "QF_")
- allows to capture bit-precise semantics precisely
- RTL-level / word-level for HW
- assembler or C level for SW
but beware: int in Java has 2-complement semantics
- arrays used to model memories in HW or pointers in SW
- low-level (flat) memory model
- "writable" extension of uninterpreted functions (UF $\subseteq A$ )
- extensional arrays:
- check satisfiability assuming equality of (updated) arrays
- $a=$ write $(b, j, v) \wedge \operatorname{read}(a, j) \neq v$
in this example extensionality could be removed by substitution
- quantifiers (and lambdas) are even more powerful than arrays
- typical scenario
- symbolic execution of a program
- bounded model checking of an RTL model
addition of 4-bit numbers $x, y$ with result $s$ also 4-bit: $\quad s=x+y$

$$
\begin{aligned}
& \quad\left[s_{3}, s_{2}, s_{1}, s_{0}\right]_{4}=\left[x_{3}, x_{2}, x_{1}, x_{0}\right]_{4}+\left[y_{3}, y_{2}, y_{1}, y_{0}\right]_{4} \\
& {\left[s_{3}, \cdot\right]_{2}=\text { FullAdder }\left(x_{3}, y_{3}, c_{2}\right)} \\
& {\left[s_{2}, c_{2}\right]_{2}=\text { FullAdder }\left(x_{2}, y_{2}, c_{1}\right)} \\
& {\left[s_{1}, c_{1}\right]_{2}=\text { FullAdder }\left(x_{1}, y_{1}, c_{0}\right)} \\
& {\left[s_{0}, c_{0}\right]_{2}=\text { FullAdder }\left(x_{0}, y_{0}, 0\right)} \\
& \text { where } \\
& \begin{aligned}
{[s, o]_{2} } & =\text { FullAdder }(x, y, i) \quad \text { with }_{s}^{s}=x^{\wedge} y^{\wedge} i
\end{aligned} \\
& \qquad=(x \wedge y) \vee(x \wedge i) \vee(y \wedge i)=((x+y+i) \geq 2)
\end{aligned}
$$

- widely adopted bit-level intermediate representation
- see for instance our AIGER format http://fmv.jku.at/aiger
- used in Hardware Model Checking Competition (HWMCC)
- also used in the structural track in (ancient) SAT competitions
- many companies use similar techniques
- basic logical operators: conjunction and negation
- DAGs: nodes are conjunctions, negation/sign as edge attribute bit stuffing: signs are compactly stored as LSB in pointer
- automatic sharing of isomorphic graphs, constant time (peep hole) simplifications
- or even SAT sweeping, full reduction, etc ...

negation/sign are edge attributes
not part of node

$$
x^{\wedge} y \equiv(\bar{x} \wedge y) \vee(x \wedge \bar{y}) \equiv \overline{\overline{(\bar{x} \wedge y)} \wedge \overline{(x \wedge \bar{y})}}
$$

```
typedef struct AIG AIG;
struct AIG
{
    enum Tag tag; /* AND, VAR */
    void *data[2];
    int mark, level; /* traversal */
    AIG *next; /* hash collision chain */
};
#define sign_aig(aig) (1 & (unsigned) aig)
#define not_aig(aig) ((AIG*) (1 ^ (unsigned) aig))
#define strip_aig(aig) ((AIG*) (~1 & (unsigned) aig))
#define false_aig ((AIG*) 0)
#define true_aig ((AIG*) 1)
```

assumption for correctness:

```
sizeof(unsigned) == sizeof(void*)
```



bit-vector of length 16 shifted by bit-vector of length 4


## CNF




```
enum BtorNodeKind
{
    BTOR_BV_CONST_NODE = 1,
    BTOR_BV_VAR_NODE = 2,
    BTOR_PARAM_NODE = 3,
    BTOR_SLICE_NODE = 4,
    BTOR_AND_NODE
    BTOR_BEQ_NODE = 6
    =7
    = 8,
    = 9
    = 10
```

\};

- fast parallel substitution
- collects top-level variable assignments (equalities)
- collects boolean (bit-width 1) top-level constraints (embedded constraints)
- normalize arithmetic equalities and try to isolate variables (Gauss)
- one pass substitution restricted to output-cone of substituted variables
- needs occurrence check, equalities between non-variable terms not used
- so only partially simulates congruence closure
- but works nice for typical SSA form encodings
- boolean skeleton preprocessing
- encode boolean (bit-width 1) part into SAT solver
- use SAT preprocessing to extract forced units (backbone)
- replace sliced variables by new variables
- eliminate unconstrained sub-expressions
- optionally perform full beta reduction
- these expensive global rewriting steps iterated until completion
- preprocessing interleaved with search or between incremental calls
- Boolector inprocessing only in each incremental SAT call
- Lingeling explicitly interleaves preprocessing with CDCL search
- incremental word-level solving
- through Boolector API only (currently)
- requires user to specify incremental usage initially
- disables unconstrained optimization and slice elimination
- preprocessing/inprocessing in SAT solver
- quite powerful
- need to maintain mapping of AIG nodes to CNF variables
- CNF variables eliminated by SAT solver can not be reused
- don't do it
- our solution: clone SAT solver
- triggered after (fixed) conflict limit is reached
- cloned SAT solver can make full use of preprocessing
- except that it can not propagate back learned clauses to parent
- various papers by Nadel, Ryvchin, Strichman SAT'12, SAT'14:
- bring back clauses with eliminated but reused variables
- only works for bounded variable elimination (DP, BVE, SateLite)
- needs support from SAT solver (best version requires to maintain proofs)
- actually cloning useful for many other things: Treengeling
- show commutativity of bit-vector addition for bit-width 1 million:

```
(set-logic QF_BV)
(declare-fun x () (_ BitVec 1000000))
(declare-fun y () (_ BitVec 1000000))
(assert (distinct (bvadd x y) (bvadd y x)))
```

- size of SMT2 file: 138 bytes
- bit-blasting with our SMT solver Boolector
- rewriting turned off
- except structural hashing
- produces AIGER circuits of file size 103 MB
- Tseitin transformation leads to CNF in DIMACS format of size 1 GB
- SMT2 bit-vector logic QF_BV
- quantifier free bit-vector logic
- all common operators (incl. multiplication, division etc.)
- without uninterpreted functions nor arrays nor with macros (define-fun)
- classical bogus argument
- bit-blast formula (polynomially in bit-width)
- check with SAT solver, thus in NP
- any CNF is a bit-vector formula, thus NP hard
- however bit-blasting is really exponential
- since bit-width is encoded logarithmically:

```
(declare-fun x () (- BitVec 1000000))
```

- same for constants: 0x7fffffff
- we claim this is a fundamental difference: word-level vs. bit-level
from our SMT'12 paper (extended journal version submitted):

|  |  | quantifiers |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | no |  | yes |  |
|  |  | uninterpreted functions |  | uninterpreted functions |  |
|  |  | no | yes | no | yes |
| encoding | unary | NP <br> QF BV1 <br> obvious | NP <br> QF UFBV1 <br> Ackermann | $\begin{gathered} \text { PSPACE } \\ \text { BV1 } \\ {[\text { TACAS'10] }} \end{gathered}$ | NEXPTIME <br> UFB1 <br> [FMCAD'10] |
|  | binary | NEXPTIME QF BV2 [SMT'12] | NEXPTIME QF_UFBV2 [SMT'12] | ? | 2NEXPTIME <br> UFBV2 <br> [SMT'12] |

$$
\begin{gathered}
\text { QF }=\text { "quantifier free" } \quad \text { UF }=\text { "uninterpreted functions" } \quad \text { BV = "bit-vector logic" } \\
\text { BV1 = "unary encoded bit-vectors" } \quad \text { BV2 }=\text { "binary encoded bit-vectors" }
\end{gathered}
$$

- $P$
- problems with polynonmially time-bounded algorithms
- bounds measured in terms of input (file) size
- NP
- same as P but with non-determininistic choice
- needs a SAT solver
- PSPACE
- as P but space-bounded
- QBF falls in this class, but also model checking (bit-level)
- NEXPTIME
- same as NP but with exponential time
- $\mathrm{P} \subseteq \mathrm{NP} \subseteq \mathrm{PSPACE} \subseteq$ NEXPTIME
- usually it is assumed: $P \neq N P$
- it is further known: NP $\neq$ NEXPTIME


## NEXPTIME

## PSPACE



- NP problems
- anything which can be (polynomially) encoded into SAT
- combinational equivalence checking, bounded model checking
- PSPACE problems
- anything which can be encoded (polynomially) into QBF
- or into (bit-level) symbolic model checking
- sequential equivalence checking, combinational synthesis or bounded games
- NEXPTIME problems
- anything which can be encoded exponentially into SAT
- first-order logic Bernays-Schönfinkel class (EPR ): no functions, $\exists^{*} \forall^{*}$ prefix
- QBF with explicit dependencies (Henkin Quantifiers): DQBF
- partial observation games, black-box bounded model checking
- bit-vector logics: QF_BV2
- QF_BV2 contained in NEXPTIME
- bit-blast (single exponentially)
- give resulting formula to SAT solver
- show QF_B2 NEXPTIME hardness by reducing DQBF to QF_BV2

$$
\forall x_{0}, x_{1}, x_{2}, x_{3}, x_{4} \exists e_{0}\left(x_{0}, x_{1}, x_{2}, x_{3}\right), e_{1}\left(x_{1}, x_{2}, x_{3}, x_{4}\right) \varphi
$$

1. replace DQBF variables by 32 bit-vector variables $X_{i}^{[32]}, E_{j}^{[32]}$
2. replace conjunction, disjunction, negation, by bit-wise operations
3. add independence constraints, e.g., $e_{0}$ independent from $x_{4}$ : "e $\left.e_{0}\right|_{x_{4}}=e_{0} \mid \overline{x_{4}} "$
4. enumerate all combinations of universal variables (function-table):

- these combinations are called binary magic numbers $M_{i}^{[32]}=X_{i}^{[32]}$
- used for "cofactoring" too: $\left(E_{0}^{[32]} \& M_{4}^{[32]}\right)=\left(E_{0}^{[32]} \& \sim M_{4}^{[32]}\right) \gg 1$
- binary magic numbers can be generated polynomially
- NP complete: QF_BV2 ${ }_{b w}$
- equality and all bit-wise operators
- similar to well-known Ackermann reduction:
- domain can be restricted to be the same size as the number of variables
- thus bit-vector sizes can be reduced to logarithm of number of variables
- adapted from Johannsen [PhD Thesis '02] to binary encoding
- PSPACE complete: $\mathrm{QF}_{\mathrm{BV}}{ }_{b w, \ll 1}$
- only allow operators which relate neighbouring bits:
- base operators: equality, inequality, bit-wise ops, shift-by-one
- extended operators: addition, multiplication by constants, single-bit-slices etc.
- encode in symbolic model checking logarithmically in bit-width
- adapted from Spielmann, Kuncak [IJCAR'12] to fixed size bit-vectors related to early work by Bernard Boigelot
- extensions to a larger sub-set
- see our CSR'12, SMT'13 papers (as well as our journal draft)

```
MODULE main
VAR
    c : boolean; -- carry 'bvadd x y'
    d : boolean; -- carry 'bvadd y x'
    x : boolean; -- x0, xl, ...
    y : boolean; -- y0, y1, ...
ASSIGN
    init (c) := FALSE;
    init (d) := FALSE;
ASSIGN
    next (c) := c & x | c & y | x & y;
    next (d) := d & y | d & x | y & x;
```

DEFINE

```
    O := C != (x != y);
    p := d != (y != x);
```

SPEC
AG (o $\quad$ ( $)$


- companies reluctant to publish word-level models
- thus we do not really have benchmarks
- also need properties
- no publically available flow from HDL to word-level models
- front-ends do not give us proper word-level models
- originally designed with bit-blasting in mind
- much more choices on word-level modelling languages
- sequential extension of BTOR (see our BPR'08 paper)
- we are working on a new sequential version of BTOR
- AIGER style
- lambda's can be used to represent array updates (e.g. UCLID)
- our DIFTS'13 paper: lemmas-on-demand for lambdas
- various applications:
- write (a,i,e):
$\lambda j$. ite $(i=j, e, \operatorname{read}(a, j))$
- memset $(a, i, n, e)$ :
$\lambda j$. ite $(i \leq j \wedge j<i+n, e$, read $(a, j))$
- тетсру $(a, b, i, k, n)$ :
$\lambda j . \operatorname{ite}(k \leq j \wedge j<k+n, \operatorname{read}(a, i+j-k), \operatorname{read}(b, j))$
- equivalence checking of different address logic in HW
- lemmas-on-demand
- originally proposed by [DeMoura'03]
- implements a CEGAR loop: extremely lazy CDCL(T) / DPLL (T)
- checks model guessed by SAT solver for theory consistency
- used in Boolector for arrays and lambdas
- use dont'care reasoning to obtain partial models
- shorter lemmas
- related to generalization in IC3
- future work: online version
- see our FMCAD'14 paper
- new 2.0 release for FMCAD'14: http://fmv.jku.at/boolector
- support for lambdas [DIFTS'13] and uninterpreted functions
- had to remove support for extensional arrays
- way faster model generation
- C and Python interface
- model based tester
- latest Lingeling
- cloning

FMCAD'14, Thursday, 16:15-16:45
Aina Niemetz, Mathias Preiner and Armin Biere.
Turbo-Charging Lemmas on Demand with Don't Care Reasoning.

- new 2.0 release for FMCAD'14: http://fmv.jku.at/boolector
- support for lambdas [DIFTS'13] and uninterpreted functions
- had to remove support for extensional arrays
- way faster model generation
- C and Python interface
- model based tester
- latest Lingeling


## Thank You!

- cloning

FMCAD'14, Thursday, 16:15-16:45
Aina Niemetz, Mathias Preiner and Armin Biere.
Turbo-Charging Lemmas on Demand with Don't Care Reasoning.


[^0]:    Home . Intro . Tools . Specs . Thanks . SMT-LIB • Previou

