# SAT in Formal Hardware Verification 

Armin Biere<br>Institute for Formal Models and Verification Johannes Kepler University Linz, Austria

## Invited Talk SAT’05

St. Andrews, Scotland
20. June 2005

## Overview

- Hardware Verification Problems
- Model Checking
- Equivalence Checking
- Circuit vs. SAT Simplification Techniques
- redundancy removal with D-algorithm vs. variable instantiation
- QBF for Verification

Model Checking

- explicit model checking [ClarkeEmerson'82], [Holzmann'91]
- program presented symbolically (no transition matrix)
- traversed state space represented explicitly
- e.g. reached states are explicitly saved bit for bit in hash table
$\Rightarrow$ State Explosion Problem (state space exponential in program size)
- symbolic model checking [McMillan Thesis'93], [CoudertMadre'89]
- use symbolic representations for sets of states
- originally with Binary Decision Diagrams [Bryant'86]
- Bounded Model Checking using SAT [BiereCimattiClarkeZhu'99]

Forward Fixpoint Algorithm: Initial and Bad States


Forward Fixpoint Algorithm: Step 1

-


Forward Fixpoint Algorithm: Step 2


Forward Fixpoint Algorithm: Step 3


Forward Fixpoint Algorithm: Bad State Reached


Forward Fixpoint Algorithm: Termination, No Bad State Reachable


## Forward Least Fixpoint Algorithm for Model Checking Safety

initial states $I, \quad$ transition relation $T, \quad$ bad states $B$

$$
\begin{aligned}
& \text { model-check }_{\text {forward }}^{\mu}(I, T, B) \\
& S_{C}=\emptyset ; S_{N}=I ; \\
& \text { while } S_{C} \neq S_{N} \text { do } \\
& S_{C}=S_{N} ; \\
& \text { if } B \cap S_{C} \neq \emptyset \text { then } \\
& \quad \text { return "found error trace to bad states"; } \\
& S_{N}=S_{C} \cup \operatorname{Img}\left(S_{C}\right) ; \\
& \text { done; } \\
& \text { return "no bad state reachable"; }
\end{aligned}
$$

symbolic model checking represents set of states in this BFS symbolically

## BDDs as Symbolic Representation

- BDDs are canonical representation for boolean functions
- states encoded as bit vectors $\in \mathbb{B}^{n}$
- set of states $S \subseteq \mathbb{B}^{n}$ as BDDs for characteristic function $f_{S}: \mathbb{B}^{n} \rightarrow \mathbb{B}$

$$
f_{S}(s)=1 \quad \Leftrightarrow \quad s \in S
$$

- for all set operations there are linear BDD operations
- except for Img which is exponential (often also in practice)

$$
s \in \operatorname{Img}(f) \quad \Leftrightarrow \quad \exists t \in \mathbb{B}^{n}[f(s) \wedge T(s, t)]
$$

- variable ordering has strong influence on size of BDDs
- conjunctive partitioning of transition relation is a must


## Termination Check in Symbolic Reachability is in QBF

- checking $S_{C}=S_{N}$ in 2nd iteration results in QBF decision problem

$$
\forall s_{0}, s_{1}, s 2\left[I\left(s_{0}\right) \wedge T\left(s_{0}, s_{1}\right) \wedge T\left(s_{1}, s_{2}\right) \rightarrow I\left(s_{2}\right) \vee \exists t_{0}\left[I\left(t_{0}\right) \wedge T\left(t_{0}, s_{2}\right)\right]\right]
$$

- not eliminating quantifiers results in QBF with one alternation
- note: number of necessary iterations bounded by $2^{n}$
- circuit reachability is PSPACE complete [Savitch'70]
$T^{2 \cdot i}(s, t): \equiv \exists m\left[\forall c\left[\exists l, r\left[(c \rightarrow(l, r)=(s, m)) \wedge(\bar{c} \rightarrow(l, r)=(m, t)) \wedge T^{i}(l, r)\right]\right]\right]$
- so why not forget about termination and concentrate on bug finding?
$\Rightarrow \quad$ Bounded Model Checking


## Bounded Model Checking (BMC)

 [BiereCimattiClarkeZhu TACAS'99]- look only for counter example made of $k$ states (the bound)

- simple for safety properties $\quad \mathbf{G} p \quad($ e.g. $p=\neg B)$

$$
I\left(s_{0}\right) \wedge\left(\bigwedge_{i=0}^{k-1} T\left(s_{i}, s_{i+1}\right)\right) \wedge \bigvee_{i=0}^{k} \neg p\left(s_{i}\right)
$$

- harder for liveness properties $\mathbf{F} p$

$$
I\left(s_{0}\right) \wedge\left(\bigwedge_{i=0}^{k-1} T\left(s_{i}, s_{i+1}\right)\right) \wedge\left(\bigvee_{l=0}^{k} T\left(s_{k}, s_{l}\right)\right) \wedge \bigwedge_{i=0}^{k} \neg p\left(s_{i}\right)
$$

## Bounded Model Checking State-of-the-Art

- increase in efficiency of SAT solvers (i.e. zChaff) helped a lot
- SAT more robust than BDDs in bug finding
(shallow bugs are easily reached by explicit model checking or testing)
- better unbounded but still SAT based model checking algorithms
- see for instance invited talk by Ken McMillan at SAT'04 in Vancouver
- 3rd Intl. Workshop on Bounded Model Checking (BMC’05) (in exactly 3 weeks, almost same place)
- other logics and better encodings


## Original Translation for LTL and Lasso Witnesses

[BiereCimattiClarkeZhu TACAS'99]
on 1st look seems exponential (in formula size $|f|$ )

$$
\begin{aligned}
{ }_{l}[p]_{k}^{i} & :=p\left(s_{i}\right) \\
{ }_{l}[\neg p]_{k}^{i} & :=\neg p\left(s_{i}\right)
\end{aligned}
$$

on 2nd look cubic
(in $k$ and linear in $|f|$ )
on 3rd look quadratic

$$
{ }_{l}[\mathbf{X} f]_{k}^{i} \quad:={ }_{l}[f]_{k}^{n e x t}(i)
$$ (associativity)

$$
{ }_{l}[\mathbf{G} f]_{k}^{i} \quad:=\bigwedge_{j=\min (l, i)}^{k}{ }_{l}[f]_{k}^{j}
$$

on 4th look linear
(adhoc simplifications)
but binary operators $\mathbf{U}, \mathbf{R}$ make it at least quadratic again

$$
{ }_{l}[f \wedge g]_{k}^{i}:={ }_{l}[f]_{k}^{i} \wedge{ }_{l}[g]_{k}^{i}
$$

$$
{ }_{l}[\mathbf{F} f]_{k}^{i}:=\bigvee_{j=\min (l, i)}^{k}{ }_{l}[f]_{k}^{j}
$$

with
$\operatorname{next}(i):= \begin{cases}i+1 & \text { if } i<k \\ l & \text { else }\end{cases}$

## Linear Circuit for Counterexample to Infinitely Often

original translation of $\mathbf{F G} p$ after applying associativity and sharing

(could be further simplified)

## Simple and Linear Translation for LTL

## [LatvalaBiereHeljankoJunttila FMCAD'04]

evaluate semantics on loop in two iterations
$\rangle=1$ st iteration $\quad[]=$ 2nd iteration

| $:=$ | $i<k$ | $i=k$ |
| :---: | :---: | :---: |
| $[p]_{i}$ | $p\left(s_{i}\right)$ | $p\left(s_{k}\right)$ |
| $[\neg p]_{i}$ | $\neg p\left(s_{i}\right)$ | $\neg p\left(s_{k}\right)$ |
| $[\mathbf{X} f]_{i}$ | $[f]_{i+1}$ | $\bigvee_{l=0}^{k}\left(T\left(s_{k}, s_{l}\right) \wedge[f]_{l}\right)$ |
| $[\mathbf{G} f]_{i}$ | $[f]_{i} \wedge[\mathbf{G} f]_{i+1}$ | $\bigvee_{l=0}^{k}\left(T\left(s_{k}, s_{l}\right) \wedge\langle\mathbf{G} f\rangle_{l}\right)$ |
| $[\mathbf{F} f]_{i}$ | $[f]_{i} \vee[\mathbf{F} f]_{i+1}$ | $\bigvee_{l=0}^{k}\left(T\left(s_{k}, s_{l}\right) \wedge\langle\mathbf{F} f\rangle_{l}\right)$ |
| $\langle\mathbf{G} f\rangle_{i}$ | $[f]_{i} \wedge\langle\mathbf{G} f\rangle_{i+1}$ | $[f]_{k}$ |
| $\langle\mathbf{F} f\rangle_{i}$ | $[f]_{i} \vee\langle\mathbf{F} f\rangle_{i+1}$ | $[f]_{k}$ |

## Simple and Linear Translation for LTL cont.

- semantic of LTL on single path is the same as CTL semantic
- symbolically implement fixpoint calculation for (A)CTL
- fixpoint computation terminates after 2 iterations (not $k$ )
- boolean fixpoint equations $\Rightarrow$ boolean graphs
- easy to implement and optimize, fast
- generalized to past time [LatvalaBiereHeljankoJunttila VMCAl'05]
- minimal counter examples for past time [SchuppanBiere TACAS'05]
- incremental (and complete) [LatvalaHeljankoJunttila CAV'05]


## Why Not Just Try to Satisfy Boolean Equations directly?

recursive expansion

$$
\mathbf{F} p \equiv p \vee \mathbf{X F} p
$$


checking $\quad \mathbf{G} \bar{p} \quad$ implemented as search for witness for $\quad \mathbf{F} p$

Kripke structure: single state with self loop in which $p$ does not hold incorrect translation of $\mathbf{F} p$ :

$$
\overbrace{I\left(s_{0}\right) \wedge T\left(s_{0}, s_{0}\right)}^{\text {model constraints }} \wedge \underbrace{\left([\mathbf{F} p] \leftrightarrow p\left(s_{0}\right) \vee[\mathbf{F} p]\right)}_{\text {translation }} \wedge \underbrace{\overbrace{\mathbf{F} p]}^{\text {assumption }}}_{x}
$$

since it is satisfiable by setting $\quad x=1 \quad$ though $p\left(s_{0}\right)=0$
( $x$ fresh boolean variable introduced for $[\mathbf{F} p]$ )

Equivalence Checking

(RTL = Register Transfer Level)

## Equivalence Checking in the Large



Equivalence Checking in the Large


## Equivalence Checking in the Large



Equivalence Checking in the Large


## Equivalence Checking in the Large



## Equivalence Checking in the Large



## Equivalence Checking in the Large



## Equivalence Checking in the Large



## Equivalence Checking

- BDD-Sweeping [KühlmannKrohm DAC'97]
- levelized, resource driven construction of small overlapping BDDs
- BDDs are mapped back to circuit nodes
- circuit nodes with same BDD are functionally equivalent
- can be combined with top-down approach (e.g. backward chaining)
- interleave BDD building with circuit based SAT solver
- recently SAT-Sweeping [Kühlmann ICCAD'04]
- candidate pairs of equivalent circuit nodes through random simulation
- more robust than BDDs, particularly when used as simplifier for BMC


## Automatic Test Pattern Generation (ATPG)

- need to test chips after manufacturing
- manufacturing process introduces faults ( $<100 \%$ yield)
- faulty chips can not be sold (should not)
- generate all test patterns from functional logic description
- simplified failure model
- at most one wire has a fault
- fault results in fixing wire to a logic constant:
"stuck at zero fault" (s-a-0) "stuck at one fault" (s-a-1)


## ATPG with D-Algorithm

## [Roth'66]

- adding logic constants $D$ and $\bar{D}$ allows to work with only one circuit

| 0 | represents | 0 | in fault free and | 0 | in faulty circuit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | represents | 1 | in fault free and | 1 | in faulty circuit |
| $D$ | represents | 1 | in fault free and | 0 | in faulty circuit |
| $\bar{D}$ | represents | 0 | in fault free and | 1 | in faulty circuit |

- otherwise obvious algebraic rules (propagation rules)

$$
1 \wedge D \equiv D \quad 0 \wedge D \equiv 0 \quad \bar{D} \wedge D \equiv 0 \quad \text { etc. }
$$

- new conflicts: e.g. variable/wire can not be 0 and $D$ at the same time


## Fault Injection for S-A-0 Fault

assume opposite value 1 before fault (both for fault free and faulty circuit)

assume difference value $D$ after fault

## D-Algorithm Example: Fault Injection



## D-Algorithm Example: Path Sensitation



## D-Algorithm Example: Propagation



## Justification

generate partial input vector to justify 1

only backward propagation, remaining unassigned inputs can be arbitrary

## Observation

extend partial input vector to propagate $D$ or $\bar{D}$ to ouput

forward propagation of $D$ and $\bar{D}$, backward propagation of 0 and 1

## Dominators and Path Sensitation

- idea: use circuit topology for additional necessary conditions
- assign and propagate these conditions after fault injection
- gate dominates fault iff every path from fault to output goes through it
- more exactly we determine wires (input to gates) that dominate a fault
- if input dominates a fault assign other inputs to non-controlling value


Redundancy Removal with D-Algorithm: Fault Injection


Redundancy Removal with D-Algorithm: Path Sensitation


## Redundancy Removal with D-Algorithm: 1st Propagation



Redundancy Removal with D-Algorithm: 2nd Propagation


Redundancy Removal with D-Algorithm: Untestable


Redundancy Removal with D-Algorithm: Assume Fault


## Redundancy Removal with D-Algorithm: Simplified Circuit



## Redundancy Removal for SAT

- assume CNF is generated via Tseitin transformation from formula/circuit
- formula $=$ model constraints + negation of property
- CNF consists of gate input/output consistency constraints
- plus additional unit forcing output $o$ of whole formula to be 1
- remove redundancy in formula under assumption $o=1$
- propagation of $D$ or $\bar{D}$ to $o$ does not make much sense
- not interested in $o=0$
- check simply for unsatisfiability $\quad \Rightarrow$ no need for $D, \bar{D}$


## Variable Instantiation

[AnderssonBjesseCookHanna DAC'02] and Oepir SAT solver

- satisfiability preserving transformation
- motivated by original pure literal rule :
- if a literal $l$ does not occur negatively in CNF $f$
- then replace $l$ by 1 in $f \quad$ (continue with $f[l \mapsto 1]$ )
- generalization to variable instantiation :
- if $\quad f[l \mapsto 0] \rightarrow f[l \mapsto 1] \quad$ is valid
- then replace $l$ by 1 in $f \quad$ (continue with $f[l \mapsto 1]$ )

Why is Variable Instantiation a Generalization of the Pure Literal Rule?

Let $\quad f \equiv f^{\prime} \wedge f_{0} \wedge f_{1} \quad$ with
$f^{\prime} \quad l$ does not occur
$f_{0} \quad l$ occurs negatively
$f_{1} \quad l$ occurs positively
further assume (assumption of pure literal rule)

$$
f_{0} \equiv 1
$$

then

$$
f[l \mapsto 0] \quad \Leftrightarrow \quad f^{\prime} \wedge f_{1}[l \mapsto 0] \quad \stackrel{!}{\Rightarrow} \quad f^{\prime} \quad \Leftrightarrow \quad f[l \mapsto 1]
$$

## Variable Instantiation Implementation

We have

$$
f[l \mapsto 1] \quad \Leftrightarrow \quad f^{\prime} \wedge \underbrace{f_{1}[l \mapsto 1]}_{1} \wedge f_{0}[l \mapsto 1] \Leftrightarrow f^{\prime} \wedge f_{0}[l \mapsto 1] \quad \Leftrightarrow \quad f^{\prime} \wedge \overbrace{i=1}^{\bigwedge_{0}[l \mapsto 1]}
$$

and since $f[l \mapsto 0] \Rightarrow f^{\prime}$ we only need show the validity of

$$
f[l \mapsto 0] \rightarrow \bigwedge_{i=1}^{n} C_{i}
$$

which is equivalent to the unsatisfiability of

$$
f[l \mapsto 0] \wedge \overline{C_{i}} \quad \text { for } i=1 \ldots n
$$

which again is equivalent to the unsatisfiability of

$$
f \wedge \bar{l} \wedge \overline{C_{i}} \quad \text { for } i=1 \ldots n
$$

This can be done directly on the CNF and needs $n$ unsatisfiability checks.

Variable Instantiation for Tseitin Encodings


$$
\left.\begin{array}{l}
\nexists f \wedge \bar{c} \wedge \overline{(a \vee b)} \\
\neq f \wedge \bar{c} \wedge \overline{(\bar{d} \vee e)}
\end{array}\right\} \quad \Rightarrow \quad \text { add } c \text { as unit }
$$

## Stålmarck's Method and Recursive Learning

- orginally Stålmarck's Method works on "sea of triplets"

$$
x=x_{1} @ \ldots @ x_{n} \quad \text { with @ boolean operator }
$$

- equivalence reasoning + structural hashing + test rule
- test rule translated to CNF $f: \quad f \Rightarrow(B C P(f \wedge x) \cap B C P(f \wedge \bar{x}))$ add to $f$ units that are implied by both cases $x$ and $\bar{x}$
- Recursive Learning [KunzPradhan 90ties]
- originally works on circuit structure
- idea is to analyze all ways to justify a value, intersection is implied
- translated to CNF $f$ which contains clause $\quad\left(l_{1} \vee \ldots \vee l_{n}\right)$

BCP on all $l_{i}$ seperately and add intersection of derived units

## Further CNF Simplification Techniques

- failed literals, various forms of equivalence reasoning
- HyperBinaryResolution [BacchusWinter]
- binary clauses obtained through hyper resolution
- avoid adding full transitive closure of implication chains
- Variable and Clause Elimination
- via subsumption and clause distribution, and related techniques see our SAT'05 paper and talk by Niklas Éen for further references
- autarkies and blocked clauses [Kullman]


## Summary Circuit based Simplification vs. CNF simplification

- circuit reasoning/simplification can use structure of circuit
- graph structure (dominators)
- notion of direction (forward and backward propagation)
- partial models (some inputs do not need to be assigned)
- CNF simplification does not rely on circuit structure
- ortogonal: can for instance remove individual clauses
- adapt ideas from circuit reasoning to SAT
(e.g. avoid multiple SAT checks for redundancy removal in CNF)


## QBF for Hardware Verification and Synthesis

- rectification problems (actually a synthesis problem)

$$
\exists p[\forall i[g(i, p)=s(i)]]
$$

with parameters $p$, inputs $i$, generic circuit $g$, and specification $s$
QBF solvers only used in [SchollBecker DAC'01] otherwise BDDs

- games, open systems, non-deterministic planning applications?
- model checking
- termination check as in classical (BDD based) model checking (only one alternation)
- acceleration as in PSPACE completeness for QBF proof (at most linear number of alternations in number of state bits $n$ )


## Decisions Procedures for Verification using SAT

- specific workshop: Satisfiability modulo Theories (SMT'05)
- examples
- processor verification [BurchDill CAV'94], [VelevBryant JSC'03]
- translation validation [PnueliStrichmanSiegel'98]
- eager approach: translate into SAT
- lazy approach
- augment SAT solver to handle non-propositional constraints
- in each branch: SAT part satisfiable, check non-propositional theory

Examples for Using SAT in Software Verification

- [JacksonVaziri ISSTA'00] Alloy
- bounded model checking of OO modelling language Alloy
- checks properties of symbolic simulations with bounded heap size
- [KroeningClarkeYorav DAC03] CBMC
- targets equivalence checking of hardware models
- bounded model checking of $C$ resp. Verilog programs
- [XieAiken POPL'05] Saturn
- LINT for lock usage in large C programs (latest Linux kernel)
- neither sound nor complete, but 179 bugs out of 300 warnings


## QBF in Software Verification

[CookKröningSharygina - SMC'05]

- model: asynchronous boolean programs
- parallel version of those used in SLAM, BLAST or MAGIC
- symbolic representation of set of states
- related work uses BDDs, [CookKröningSharygina] boolean formulas
- termination check for reachability (partially explicit)
- trivial with BDDs as symbolic representation
- QBF decision procedure for boolean formulas $\Leftarrow$ QUANTOR
- SAT/QBF version seems to scale much better than BDDs
- applications fuel interest in SAT/QBF
- learn from specific techniques ...
- ... and generalize
- SAT/QBF as core technologies for verification
- simplified setting in SAT (CNF)
* on one hand restricts what can be done
* focus on generic techniques
* efficient implementations

