

Efficient Verification of Verilog Cell Libraries

Matthias Raffelsieper



HWVW 2010

Valichip project: Formal verification of cell libraries

- Cooperation between TU/Eindhoven and industrial partners Fenix Design Automation and NXP

Goal: Check that different functional descriptions are equivalent

Contributions:

- Defined a formal semantics for subset of Verilog
 - ↪ Observed differences in Verilog simulators
- Developed efficient analysis of non-determinism
- Identified functional behavior contained in timing descriptions

People that contributed to the Valichip project:

MohammadReza Mousavi

Jan-Willem Roorda

Chris Strolenberg

Wieger Wesselink

Hans Zantema

- 1 Cell Libraries
- 2 Equivalence Checking
- 3 Analysis of Non-Determinism in Cells
- 4 Timing Specifications
- 5 Experimental Results
- 6 Conclusion and Outlook

Cell Library: Collection of *standard cells* with different levels of abstraction, usually

- Transistor Netlist implementation
- Functional descriptions of cells in a subset of Verilog, called VeriCell and consisting of
 - Ternary Constants $\mathbb{T} = \{0, 1, X\}$
 - Variables, e.g., ck, d, ...
 - **Built-in primitives**, e.g., **not**, **and**, ...
 - **User Defined Primitives (UDPs)**
 - A **module** instantiating a number of primitives, thereby defining the cell

Example (D Flip-Flop with Active Low Enable)

```
module dff_enb(q, d, ck, enb);  
    output q; input d, ck, enb;  
  
    not(en, enb);  
    dff_en(q, d, ck, en);  
endmodule
```

Order-Dependence of UDP Evaluation

Example

```
primitive dff_en(Q, D, CK, EN);  
  output Q; reg Q; input D, CK, EN;  
  table  
    //  D    CK    EN    :  Q  :  Q'  
      0  (01)  1    :  ?  :  0;  
      1  (01)  1    :  ?  :  1;  
      ?  (10)  ?    :  ?  :  -;  
      *   ?    ?    :  ?  :  -;  
      ?   ?    0    :  ?  :  -;  
      ?   ?    *    :  ?  :  -;  
  endtable  
endprimitive
```

Orders: CK, D / D, CK

Values:

$\underbrace{\quad}_D$, $\underbrace{\quad}_{CK}$, $\underbrace{\quad}_{EN}$, $\underbrace{\quad}_Q$
(0, 1), (0, 1), (1, 1) X

Results: 0 / 1

- ↪ Evaluation is parametrized by an order
 - Simulators use one specific order of evaluation
 - Not justified by real hardware behavior
- ↪ Check **order-independence**
 - Whether output is independent of the order of considering inputs

Given a UDP with n inputs.

- **Input vector** $\vec{i} = ((i_1^p, i_1), \dots, (i_n^p, i_n))$
contains previous and current value of all inputs
- $\Phi_j(\vec{i}, o^p)$: Output when considering j -th input changed
- **List** $\ell = j_1 : \dots : j_k$ with entries between 1 and n
not containing duplicates
 - $\ell = \text{nil}$ denotes the **empty list**
 - ℓ is a **permutation** if $k = n$

Definition (UDP Evaluation Function)

$\llbracket \vec{i}, o^p, \ell \rrbracket$: Output of UDP after considering inputs in order ℓ

- $\llbracket \vec{i}, o^p, \text{nil} \rrbracket = o^p$
- $\llbracket \vec{i}, o^p, j : \ell \rrbracket = \llbracket ((i_1^p, i_1), \dots, (i_j, i_j), \dots, (i_n^p, i_n)), \Phi_j(\vec{i}, o^p), \ell \rrbracket$

- Most simulators use permutation $\ell = n : n-1 : \dots : 1$

Operational semantics with three phases: *Execute*, *Update*,
Time-Advance

Execute: Determine new outputs of *active processes*
(instances for which an input has changed)

Update: Clear current transitions, store new output
values

Time-Advance: When no more active processes and no up-
dates, advance simulation time and apply
new inputs

- 1 Encode VeriCell into transition system
(using the presented semantics)
 - Encodes only the simulator order for UDPs to prevent blow-up
- 2 Create transition system from Transistor Netlist
(using a standard algorithm)
- 3 Write both transition systems into one SMV file
- 4 Apply SMV model checker to verify equivalence

- Output of a UDP might depend on order of evaluation
 - ⇒ Non-deterministic behavior, when order is uncontrollable
 - ⇒ Undesired in practice

Definition (Order-Independence)

A UDP with n inputs is called **order-independent**, if for all input vectors \vec{i} , all previous outputs o^p , and all permutations π, π' :

$$\llbracket \vec{i}, o^p, \pi \rrbracket = \llbracket \vec{i}, o^p, \pi' \rrbracket$$

- Checked in $\mathcal{O}(n!)$ function comparisons
 - Keeping one permutation constant, e.g., the identity permutation


Can we do better?

Commuting Diamond Property

Definition (Commuting Diamond Property)

Inputs $1 \leq k, m \leq n$ with $k \neq m$ have the **commuting diamond property** ($k \diamond m$), if for all input vectors \vec{i} and previous outputs o^p :

$$\llbracket \vec{i}, o^p, k : m \rrbracket = \llbracket \vec{i}, o^p, m : k \rrbracket$$



Theorem [FMICS'09]

A UDP with n inputs is order-independent, if and only if for every pair $1 \leq k < m \leq n$ we have $k \diamond m$.

- Checked in $\mathcal{O}(n^2)$ function comparisons
- Relies on specific properties of UDP evaluation

Considering Timing Checks

- Full order-independence is very unlikely
 - Often some data is clocked in, then the order is important
- Use further information given in the cell library

Timing Checks specify time windows in which two inputs must not both change

Example

```
$setuphold(posedge ck, d, ts, th);
```

- ⇒ Remove counterexamples contradicting the timing checks
- ⇒ When no more counterexamples, then UDP is order-independent in environments respecting the timing checks

Timing behavior of cells given by **Module Paths**

(a.k.a. **Timing Arcs**, **Delay Arcs**, ...)

- Describe that input changes can cause certain output changes
↪ **Functional** behavior
- ① Checking **feasibility** of module paths to increase confidence in delay calculation
 - Not taking the exact values into account
- ② Complementing technique: **Deriving** module paths from the functional description
 - All possible module paths have been treated
 - Forgotten module paths treated as 0 delay by simulators

Approach

Express as reachability problems and use symbolic model checking

Validated all presented techniques on industrial cell libraries

- Including publicly available Nangate Open Cell Library

Results:

- Time required for complete analysis in the range of a few seconds per cell
- Order-dependent behavior found for 2 cells of the Nangate cell library
 - Seems to be a forgotten timing check
 - When adding the missing timing check then also order-independent

Conclusion:

- Automatic equivalence checking of cell libraries [ACSD'09]
- Efficient method to analyze non-determinism of Verilog UDPs [FMICS'09]
 - Recently also adapted to transistor netlists [ACSD'10]
- Feasibility checking and derivation of module paths from functional descriptions [DATE'10]
- Applied our techniques to industrial cell libraries

Future Work:

- Encode delays into transition systems
- Enlarge VeriCell subset of Verilog
 - Include built-in primitives that distinguish fourth value Z
 - Problem: Introduces further non-determinism
- Incorporate slicing to deal with larger designs